Fooyin University Institutional Repository:Item 987654321/14036
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 6024/14565 (41%)
Visitors : 13723397      Online Users : 313
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version
    Please use this identifier to cite or link to this item: https://ir.fy.edu.tw:8080/ir/handle/987654321/14036


    Title: The Design and Simulations of Phase and Timing Tracking Circuits with Pre-assured 2nd order Digital Loop Filter
    Authors: Liao, Chien-Hsing;Ku, Fu-Nian;Yeh,Fu-Hao;Lin, Jia-Chin;Tsay ,Mu-King
    Contributors: 輔英科技大學 資訊科技學位學程
    Date: 2011-09-16
    Issue Date: 2012-07-09 12:39:50 (UTC+8)
    Relation: ICECE 2011, 5054-5057, 宜昌
    Appears in Collections:[Program of Information Technology] Conference papers

    Files in This Item:

    File SizeFormat
    index.html0KbHTML930View/Open


    All items in FYIR are protected by copyright, with all rights reserved.


    本網站典藏內容為學術研究目的之提供,請尊重著作權人之權益合理使用,請勿任意重製、轉貼、改作及散佈。

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback